



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) Publication number: **0 578 411 A1**

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: **93304981.9**

(51) Int. Cl.⁵: **H01L 23/367, H01L 23/31**

(22) Date of filing: **25.06.93**

(30) Priority: **06.07.92 US 908987**

(43) Date of publication of application:
12.01.94 Bulletin 94/02

(84) Designated Contracting States:
BE DE DK ES FR GB GR IE IT LU NL PT

(71) Applicant: **ADVANCED MICRO DEVICES, INC.**
901 Thompson Place P.O. Box 3453
Sunnyvale, CA 94088 (US)

(72) Inventor: **Auyeung, David S.**
8806 Ravello Pass
Austin, Texas 78749 (US)

(74) Representative: **BROOKES & MARTIN**
High Holborn House 52/54 High Holborn
London, WC1V 6SE (GB)

(54) **Heat sinks for integrated circuit packages.**

(57) A molded heat sink for plastic packages constructed for housing semi-conductor devices. Heat is removed from the semiconductor device by direct heat transfer from the device through upstanding members (68) integrally molded in the top of the plastic housing (60). The integrally molded heat dissipation members facilitate cooling of the semi-conductor die (80) which is not available by normal dissipation by convection and radiation through a generally planar external surface of the package. The molded members permit effective heat dissipation without the thermal coefficient of expansion mismatch which may occur between conventional molded packages and heat sinks secured thereto.




FIG. 4

The present invention relates to integrated circuit packages and, more particularly, to an integrated circuit package having a heat sink integrally molded therein for direct dissipation of heat from a semi-conductor device.

In the electronic industry, it is conventional to encapsulate semi-conductor devices such as integrated circuit chips in molded packages. Such packages protect the chip from the environment and provide means for mechanically and electrically mounting the chip for operative electrical interconnection to a circuit. Each chip comprises a number of functional components and the total number of components on a semi-conductor device, known as an integrated (or "IC") circuit, has increased significantly with advances in semiconductor fabrication technology. One such advance has been the ability to reduce the physical size of the various elements of the integrated circuit chip. When this improvement is combined with the ability to increase the overall integrated circuit chip size, a number of associated problems have surfaced. For example, an increase in the number of integrated circuit elements in a chip of a given size means an increase in the electrical energy moving through the components of the chips and an increase in the heat generated by that energy. Heat dissipation from IC chips has thus become a significant consideration in electronic circuit design. As individual components, the power consumption of small electronic elements is relatively small, and the heat generated is relatively insignificant. However, as the number of integrated circuit elements located on a chip of a given size increases, the elements become more densely packed and heat generation and dissipation becomes an issue. There has also been a recent tendency toward incorporating components having higher power ratings into semi-conductor devices. These factors taken collectively have resulted in heat dissipation and thermal management becoming significant concerns in semi-conductor package design.

Select temperature ranges are required in the design and operation of semi-conductor devices. Intense heat can cause serious degradation of portions of a semiconductor and an increase in the failure rate of such devices. For example, operational temperatures of 100°-125° centigrade are generally acceptable in the semiconductor industry, and specific design features have thus been incorporated into various semiconductor devices in an effort to dissipate heat therefrom and maintain an operating temperature generally within the range.

The most conventional technique of heat dissipation in the electronic industry is the use of a heat sink. Such devices have been used for decades in basic thermal management of large electronic devices, such as dimmer switches. With the inherent complexity of small, sophisticated semi-conductor devices and integrated circuit packages, there comes the need for more sophisticated heat sink designs and heat dissipation systems. One such system is set forth and shown in U.S. Patent No. 4,888,449 to Crane et al. The Crane et al. patent teaches improvements in semi-conductor packages for electrical components which includes a base member having an expanded surface area, such as grooves, to provide an additional area for heat transfer. Such designs are said to be useful in dual in-line packages (DIP) as well as plastic quad flat pack (PQFP) applications.

Another prior art approach is seen in U.S. Patent No. 4,887,149, to Romano' in which a package for semi-conductor devices having a metal base plate heat sink is shown. The metal base is mounted to a suitable external heat sink designed to accommodate the necessary heat dissipation. Such approaches are often necessary because the plastic packages which actually house the chips are generally poor heat conductors. Semi-conductor packages may be produced in a number of configurations, such as plastic dual in-line packages ("DIP") and plastic quad flat packs ("PQFP"). There are also other forms of discrete semi-conductor devices for which different acronyms apply. In the main, these different devices are integrated circuit chips secured within plastic packages molded from thermoset resins with a connection lead frame also molded therein.

The manufacture of a semi-conductor device requires a high degree of cleanliness and sterility both in the manufacturing environment and in its ultimate environment within the plastic package. The ability of a semi-conductor device to perform satisfactorily from both an electrical and a mechanical standpoint depends on the nature and quality of the materials forming the various layers of the device and their assembly within the package. For a semi-conductor to operate properly, the chemical composition of these materials must be extremely pure and remain in that state. This requires that the semi-conductor device, often known as a "die", remain hermetically sealed from foreign matter and, in particular, moisture. Because the die is supported within the plastic package by a metal lead frame, problems arise from the mechanical properties of the different materials. For example, the plastic to metal bond between the lead frame and the plastic package can deteriorate. When this happens, the die can be exposed to moisture and other contaminants from outside the package. In certain instances problems can even arise by diffusion of contaminants through the plastic package itself or from the gradual chemical degradation of the package. In this respect, the heat generated during operation of the semi-conductor device can further exacerbate the corrosive action which may occur in the package as well as produce thermal stresses within the package and further compromise its hermetic seal. For example, the differential in the coefficient of thermal expansion between the metal lead frame and the thermoset plastic resin package can be significant. With the generation of sufficient heat by the semi-conductor device to produce an operating temperature on the order of a 100° centigrade, the thermal expansion incompatibility problem itself can create serious reliability issues. Although much of the heat may be transferred through the lead frame

to the outside of the package, a significant portion of the heat is maintained in the package and must be dissipated directly from it. For this reason, use of heat sinks both above and below a semi-conductor package has found widespread acceptance and has been the subject of considerable design attention.

U.S. Patent No. 4,092,697 to Spaight addresses a heat transfer mechanism for an integrated circuit chip. In the Spaight patent, heat is removed from the integrated circuit chip by means of a thermal liquid material contained in a film mounted on the underside of a cover enclosing a plurality of chips. The cover is formed as a heat radiator and thus includes a cross-grooved surface forming an enlarged surface area. The thermal liquid material creates a thermal path for directly conducting heat from the die to the heat radiator as compared to conventional packages where only thermally insulative inert gas is disposed around the die. The inert gas presents a significant thermal resistance that severely limits the power dissipation of the package.

It is well known to utilize separate heat sinks that are secured directly to the semi-conductor device. Various thermally conductive bonding agents may be used to attach a heat sink, and other systems may be incorporated with the heat sink to assist in heat dissipation. However, one of the primary problems in cooling an IC package is the thickness of the package itself. The molding material for plastic packages is generally a very poor thermal conductor, and while the use of a thermal film may improve performance with regard to heat transfer between the die and the package, the thickness of the package alone significantly reduces the heat transfer efficiency. In order to reduce the thickness of the overall package, it would be a distinct advantage to reduce the thickness of the portion of the plastic package material between the die and the heat sink for maximizing the heat dissipation effect thereof. The present invention addresses this problem by minimizing the distance between the die and a set of heat sink fins by integrally molding a concentrated array of heat sink fins immediately over the die in the body of the plastic package. This reduces the distance which the heat must travel to reach the fins and concentrates the heat dissipation structure within the area in which it is most critical, thereby increasing the overall reliability of the heat transfer.

It would be an advantage, therefore, to provide a semiconductor package such as a PQFP in a configuration affording improved heat dissipation to meet the ever increasing speed and power requirements for such semiconductor devices. Although plastic heat sinks have been disposed atop PQFP packages, the mismatch of thermal expansion coefficients between the interfacing materials has generated a number of structural incompatibility problems which are overcome by the heat sink structure described herein. The structure is a molded fin heat sink structure integrally molded in the plastic package itself for direct dissipation of heat immediately above the die housed within the package.

Accordingly, we describe an improved method and apparatus for dissipating heat in semi-conductor packages. More particularly, the apparatus includes an integrated circuit package integrally formed with a centrally disposed heat sink along the top surface thereof for dissipating heat directly from the IC chip housed therein. In one particular embodiment, the heat dissipation elements comprise conical protuberances affording rapid heat dissipation and thermal stress stability.

In another aspect, the apparatus includes an improved semi-conductor package of the type wherein a semi-conductor device is housed within a plastic package for operation therein, and an integrally molded heat dissipation array is disposed immediately above the semi-conductor device. The array comprises a plurality of upstanding heat dissipation members. In one particular embodiment, each of the heat dissipation members comprise an array of at least ten conical members integrally molded with the package.

In a further aspect, we describe an improved method of packaging an integrated circuit device in a housing having wires of a lead frame extending outwardly therefrom for electrical contact with a circuit. The method comprises the steps of securing the semi-conductor device upon a lead frame, molding the lead frame and semi-conductor device within a thermoset plastic housing, and integrally molding a plurality of upstanding heat dissipation elements immediately above the semi-conductor device for dissipating heat generated thereby.

In the accompanying drawings, by way of example only:

FIG. 1 is a performance graph charting thermal resistance values as a function of power dissipation of an integrated circuit package;

FIG. 2 is a performance graph charting operating frequency at different power consumption levels for various operating currents of an integrated circuit package;

FIG. 3 is a perspective view of an integrated circuit package constructed in accordance with the principles of the present invention and illustrating a heat sink array integrally formed on the top portion thereof; and FIG. 4 is a side elevational cross sectional view of the integrated circuit package of FIG. 3 taken along lines 4-4 thereof.

Referring first to FIG. 1, there is shown for a conventional semi-conductor package the thermal resistance values as a function of power dissipation at a maximum junction temperature of 125° centigrade and an ambient temperature of 45° centigrade. It is recognized in the semiconductor manufacturing industry that the junction to ambient resistance (Θ_{JA}) value for a plastic quad flat pack (PQFP) is about 40° centigrade per watt

(c/w). Such a package should thus not be used for devices consuming more than two watts, because the junction temperature limit would otherwise be exceeded. The curve of Fig. 1 illustrates that as the Theta-Ja values are reduced, the power dissipation in watts may be increased. This is an important guideline, because conventionally recognized reliability issues, such as mobile ion contamination and intermetallic formation on bond pads, are exacerbated by higher die operating temperatures. It may thus be seen from the curve of Fig. 1 that a device consuming about three watts should have a Theta-Ja value around 26 c/w in order to avoid thermal related reliability problems.

Referring still to FIG. 1, the curve 10 includes a plurality of points 12 indicating the Theta-Ja values for increasing power dissipation. Point 14 illustrates that with a Theta-Ja value at approximately 40 c/w, the maximum power dissipation is about two watts, while at point 16 the Theta-Ja value is approximately 20 c/w for a power consumption of five watts. For an increase of 150% from two watts to five watts the Theta-Ja value is thus reduced by 50%. This information is critical in the analysis of the maximum speed allowed for a particular semi-conductor device at a given operating current.

Referring now to FIG. 2, there is shown for a conventional semi-conductor package system clock frequency at different power consumption levels for a junction temperature below 125° centigrade. The purpose of this graph is to illustrate the need to increase power dissipation which permits an increase in operating frequency. At the same time Theta-Ja should be reduced to avoid exceeding the junction temperature limit. It may be seen that the higher the operating frequency, the higher the power consumption for a given operating current under these conditions. Actual average current of a test semi-conductor device has been measured at 25 mA/MHz when dissipating 3.0 watts of power with a junction temperature below 125° centigrade. The maximum operating frequency under these boundary conditions can be seen from the curve of Fig. 2 to be around 23 MHz. Unless the current can be reduced by some other means, existing package designs would thus not be suitable for high performance applications. For example, if a semi-conductor device utilizes the same PQFP package at a higher current of say 35 ma/MHz, the maximum speed allowed for the device would be around 17 MHz. It is for this reason that the present invention provides a method of and apparatus for dissipating heat from such semi-conductor devices which allows them to operate at higher frequency values.

It is well recognized that most molding material used for plastic packages for semi-conductor devices is generally a very poor thermal conductor. When heat generated by the die cannot be released to the ambient air efficiently, die junction temperature will rise to levels where reliability of the parts is seriously compromised. Junction temperatures are generally rated no higher than 150° centigrade for reliability purposes.

Referring still to FIG. 2, the graph comprises a series of curves indicative of various power consumption levels. Top line 20 contains a series of points 22 indicating the power consumption at five watts. Line 24 includes a plurality of points 26 indicative of power consumption at 4.5 watts. Line 28 includes a plurality of points 30 indicating power consumption at 4.0 watts. Line 32 is made up of a plurality of points 34 indicating power consumption at 3.5 watts. Line 36 is comprised of a plurality of points 38 indicating power consumption at 3.0 watts. Line 40 is made up of a plurality of points 42 indicating power consumption at 2.5 watts. Finally, line 44 is comprised of a plurality of points 46 indicating power consumption at 2.0 watts. Each of the lines 22, 24, 28, 32, 36, 40 and 44 have substantially the same general curvature, wherein operating frequency decreases for an increase in operating current. Likewise, an increase in frequency for a given operating current results in an increase in power consumption. More specifically, a semi-conductor device operating at 25 mA/MHz and dissipating 3.0 watts at a junction temperature below 125° Centigrade is indicated by point 50 of curve 36. It may be seen that the maximum frequency under the boundary conditions is on the order of 23 MHz. Unless the current can be reduced by some other means, a semi-conductor device which must operate at 35 mA/MHz will have a maximum speed of about 17 MHz as represented by point 52 of curve 36.

Referring now to FIG. 3, there is shown a semi-conductor package 60 of the PQFP variety which is constructed in accordance with the teachings of the present invention. The package includes a top surface 62 and four sides 64 therearound. Extending from sides 64 are a plurality of lead wires 66 adapted for electrical interconnection with a circuit board or the like. Upstanding from top surface 62 are a plurality of conical members 68 (at least 10 in this embodiment) constructed for the dissipation of heat from the package 60. The conical members 68 are provided in a concentrated array 70, which array is generally centrally disposed about the top portion 62 and placed in a position immediately above the semi-conductor device (not shown in this view). The heat dissipation from array 70 is important to improving the performance of semi-conductor devices having higher power consumption and/or operating frequency requirements. In accordance therewith, it may be seen that the heat dissipation array 70 is integrally formed in the package 60 immediately above, and in intimate contact with the semi-conductor device housed therein as further described below.

Referring now to FIG. 4, the array 70 of heat dissipation members 68 is disposed immediately above semi-conductor device, or IC chip 80. Chip 80, having a top surface 81 is disposed upon a lead frame 82 from which lead wires 66 extend outwardly of sides 64 of the package 60. A series of coupling wires 84 electrically connect

the die 80 to the wires 66 of the lead frame 82. Heat generated by the semi-conductor device 80 is then permitted to pass through the molded plastic of the package 60 directly into and through the heat dissipation members 68 upstanding therefrom. The base 85 of each member 68 is in direct molded contact with the top surface 81 of the chip 80, which integral molding assures the assembly of efficient heat transfer from said chip to said heat dissipation members. Moreover, the array 70 has an outer perimeter 89 which is substantially disposed in axial alignment with the outside edges of chip 80, as shown herein. The distance D from the top surface 81 of the chip 80 to the top surface 62 of the package 60 where base 85 of the heat dissipation members 68 is first exposed is as short as possible and less than the distance from lead frame 82 to top surface 62.

Still referring to FIG. 4, a design of 13 pins has been shown in this cross sectional configuration view in conjunction with FIG. 3. Although the shape of each heat dissipation member 68 may vary, the present embodiment illustrates a desirable increase in surface area while accommodating the potentially deleterious effects of thermal differentials. With the intense heat given off by the die 80, the thermal differential between the exposed base regions 85 and upper region 87 of the dissipation member 68 can be substantial. For this reason, the exposed base section 85 is preferably wider relative to the top portion 87. This design feature provides for an increase in area for both absorbing heat directly from the die 80 as well as improving the structural characteristics relative thereto. Unlike various prior art configurations, the integral formation of the member 68 and the package 60 eliminates any possibility of a mismatch between the coefficient of thermal expansion in the element 68 and the remaining portion of the package 60. The elimination of such incompatibility problems further reduces the chances of stress fractures and warpage of the package 60 of the type which can occur with high power dissipation requirements.

Referring now to FIGS. 1 and 4 in combination, it may be seen that the increase in heat transfer surface area will contribute to lowering of the junction temperature in the package 60. The analysis of this heat dissipation may be seen by the following formula wherein the convection rate equation (Q_c) of a heat sink gives:

(1) $Q_c = h p d x (T_a - T_b)$; where,

$p d$ - represents surface area for convection heat transfer;

h - represents convection coefficient of the material; and

$T_a - T_b$ - represents the temperature gradient between the fin and the surrounding air.

Formula (1) illustrates that the convection rate is directly proportional to convection heat transfer area. It is assumed, for this purpose, that heat generated by the die is dissipated in an area about the size of the die.

Therefore, a die 80 in a PQFP having an area of 196K sq. mil will have only that area for transferring heat to the ambient. The design in FIG. 3 has thirteen pin fins and each pin fin has a radius of 45mil. The total area increased is calculated as follows:

Area increased per pin fin as a function of height (h):

$2 \times 3.1416 \times 45\text{mil} \times h = 282.7 \text{ mil} \times h$; where,

h = height of pin fin for 13 pin fins on the package:

For various exemplary values of h the following results are produced:

Pin Fin Height	Total Area Increased	Increase Over Std PQFP Pkg.
$h=100\text{mil}$	367.6K sq mil	1.9x
$h=200\text{mil}$	735.1K sq mil	3.8x
$h=300\text{mil}$	1102.7K sq mil	5.6x

The following table shows what percentage of improvement is required to bring junction temperature to within the requirement for two different illustrative levels of power consumption:

% of Theta-Ja Reduction	Theta-Ja Value	Junction Temp. (-3w & 45c)	Junction Temp. (02.5w & 45c)
5 0%	40.00c/w	165.00c	145.00c
5%	38.00c/w	159.00c	140.00c
10%	36.00c/w	153.00c	135.00c
15%	34.00c/w	147.00c	130.00c
10 20%	32.00c/w	141.00c	125.00c
25%	30.00c/w	135.00c	120.00c
30%	28.00c/w	129.00c	115.00c
15 35%	26.00c/w	123.00c	110.00c
40%	24.00c/w	117.00c	105.00c
45%	22.00c/w	111.00c	100.00c

20 This data indicates that one must achieve a thermal resistance value of less than 26c/w for a three watt device to meet the 125°C requirement.

In summary, the advantages of using the package 60 of the present invention having a molded array 70 of heat dissipation element 68 are multifold. The above described method and apparatus eliminates the additional cost of a separate heat sink and the cost of its attachment. The thermal conduction flow path between the semi-conductor device 80 and the surface for heat dissipation is substantially shorter because the base of an external heat sink is often on the order 100mil thick. With the present invention, there is no additional labor cost for the heat sink and no additional quality control considerations. More importantly, the present design eliminates the potential for a thermal coefficient of expansion mismatch between a separate heat sink and the housing that can cause stress related fractures, openings and warpage thereof. Such a package also produces a lighter overall weight.

In operation, the plastic quad flat pack package (PQFP) 60 of the present invention is integrally molded with the heat dissipation member 68 upstanding from the top surface 62 thereof. A variety of shapes of the heat dissipation element 68 may, of course, be utilized in accordance with the principles of the present invention. However, by integrally molding said upstanding elements 68 immediately above the die 80 and in a centrally disposed, closely proximate location thereto, the problem of the prior art in bonding heat sinks to the surface of the package 60 and/or thermal conduction therethrough may be eliminated.

It is thus believed that the operation and construction of the present invention will be apparent from the foregoing description. While the method and apparatus shown and described has been characterized as being preferred, it will be obvious that various changes and modifications may be made therein without departing from the spirit and the scope of the invention as defined in the following claims.

Claims

1. An improved semi-conductor package of the type wherein a semi-conductor device having outside edges is mounted to a lead frame and housed within a plastic package for operation therein, the improvement comprising an integrally molded heat dissipation array disposed immediately above said semi-conductor device, said array comprising a plurality of upstanding heat dissipation members, the bases of which being in molded engagement with said semi-conductor device.
2. The apparatus as set forth in claim 1 wherein each of said heat dissipation members comprise a conical member integrally molded with said package in a position for molded engagement with said semi-conductor device.
3. The apparatus as set forth in claim 2 wherein at least 10 conical members are disposed in a generally rectangular array immediately above said semi-conductor device housed therebeneath.
4. The apparatus as set forth in claim 3 wherein said rectangular array has an outer perimeter, said outer

perimeter being substantially disposed in axial alignment with the outside edges of said semi-conductor device.

5. The apparatus as set forth in claim 1 wherein said semi-conductor package is a plastic quad flat pack.
- 5 6. The apparatus as set forth in claim 1 wherein said integrally molded heat dissipation elements are formed from a thermoset plastic.
7. The apparatus as set forth in claim 1 wherein said heat dissipation members are cylindrical in shape.
- 10 8. The apparatus as set forth in claim 1 wherein the distance from the top of the semi-conductor device to the exposed base of said heat dissipation member is less than the distance from the top of the molded package to the top of the lead frame disposed therein.
- 15 9. An improved method of packaging an integrated circuit device of the type having outside edges and being encapsulated in a housing having wires of a lead frame extending outwardly therefrom for electrical contact with other semi-conductor devices, said improvement comprising the steps of:
 securing the said semi-conductor device upon a lead frame;
 molding a plastic housing around said lead frame and semi-conductor device; and
 integrally molding a plurality of heat dissipation elements immediately above said semi-conductor
 20 device in molded engagement therewith for upstanding therefrom and dissipating heat generated thereby.
10. The method as set forth in claim 9 and including the step of molding each of said heat dissipation members in a conical configuration.
- 25 11. The method as set forth in claim 10 and including the step of forming at least 10 conical members above said semi-conductor device and disposed said members in a generally rectangular array immediately above said semi-conductor device housed therebeneath.
12. The method as set forth in claim 9 wherein said semi-conductor package is a plastic quad flat pack.
- 30 13. The method as set forth in claim 9 and including the step of integrally molding said heat dissipation elements from a thermoset plastic.
14. The method as set forth in claim 9 and including the step of molding said housing with the top of the semiconductor device at a distance relative to the base of said heat dissipation members less than the distance
 35 from the top of said housing to the top of said lead frame disposed therein.
15. A method of cooling a semi-conductor device housed within a discrete package, said method comprising said steps of:
 encapsulating said semi-conductor device in a molded package having a plurality of heat dissipa-
 40 tion elements upstanding therefrom;
 forming said heat dissipation elements immediately above said semi-conductor device;
 securing said semi-conductor device in direct thermal contact with said heat dissipation elements to thereby transfer heat from said semi-conductor device through said heat dissipation elements and out-
 wardly therefrom; and
 45 discharging heat from said semi-conductor device through said heat dissipation elements.
16. The method as set forth in claim 15 and including the step of forming said heat dissipation elements in a conical configuration integrally formed in said package.

50

55




FIG. 1




FIG. 2




FIG. 3




FIG. 4



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 93 30 4981

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
X	PATENT ABSTRACTS OF JAPAN vol. 10, no. 297 (E-444)(2353) 9 October 1986 & JP-A-61 114 563 (NEC) 2 June 1986 * abstract *	1	H01L23/367 H01L23/31
A	-----	5-7	
A	IBM TECHNICAL DISCLOSURE BULLETIN vol. 18, no. 2, July 1975, NEW YORK pages 353 - 354 KERJILIAN 'thermally enhanced multilayer ceramic substrate structure' * the whole document *		
A	-----		
A	PATENT ABSTRACTS OF JAPAN vol. 9, no. 284 (E-357)(2007) 12 November 1985 & JP-A-60 127 747 (MATSUSHITA) 8 July 1985 * abstract *		
A	-----		
A	PATENT ABSTRACTS OF JAPAN vol. 11, no. 284 (E-540)(2731) 12 September 1987 & JP-A-62 081 735 (SUMITOMO) 15 April 1987 * abstract *		TECHNICAL FIELDS SEARCHED (Int. Cl.5) H01L
A	-----		
A	FR-A-1 576 342 (SIEMENS) -----		
P,X	US-A-5 155 579 (ADV. MICRO) * claims 1-8 *	1-8	

The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 01 OCTOBER 1993	Examiner DE RAEVE R.A.L.
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons * : member of the same patent family, corresponding document</p>			